Design of high-performance microprocessor circuits / (Record no. 42114)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 07868nam a2201597 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 5266000 |
| 003 - CONTROL NUMBER IDENTIFIER | |
| control field | IEEE |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20191218152117.0 |
| 006 - FIXED-LENGTH DATA ELEMENTS--ADDITIONAL MATERIAL CHARACTERISTICS | |
| fixed length control field | m o d |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION | |
| fixed length control field | cr |n||||||||| |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 100317t20152001nyua ob 001 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9780470544365 |
| Qualifying information | electronic |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| Canceled/invalid ISBN | 9780780360013 |
| Qualifying information | |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| Canceled/invalid ISBN | 0470544368 |
| Qualifying information | electronic |
| 024 7# - OTHER STANDARD IDENTIFIER | |
| Standard number or code | 10.1109/9780470544365 |
| Source of number or code | doi |
| 035 ## - SYSTEM CONTROL NUMBER | |
| System control number | (CaBNVSL)mat05266000 |
| 035 ## - SYSTEM CONTROL NUMBER | |
| System control number | (IDAMS)0b000064810c5bdf |
| 040 ## - CATALOGING SOURCE | |
| Original cataloging agency | CaBNVSL |
| Language of cataloging | eng |
| Description conventions | rda |
| Transcribing agency | CaBNVSL |
| Modifying agency | CaBNVSL |
| 050 #4 - LIBRARY OF CONGRESS CALL NUMBER | |
| Classification number | TK7895.M5 |
| Item number | D47 2001eb |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.3815 |
| Edition number | 22 |
| 245 00 - TITLE STATEMENT | |
| Title | Design of high-performance microprocessor circuits / |
| Statement of responsibility, etc. | Anantha Chandrakasan, William J. Bowhill, Frank Fox, [editors]. |
| 264 #1 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE | |
| Place of production, publication, distribution, manufacture | New York : |
| Name of producer, publisher, distributor, manufacturer | IEEE Press, |
| Date of production, publication, distribution, manufacture, or copyright notice | c2001. |
| 264 #2 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE | |
| Place of production, publication, distribution, manufacture | [Piscataqay, New Jersey] : |
| Name of producer, publisher, distributor, manufacturer | IEEE Xplore, |
| Date of production, publication, distribution, manufacture, or copyright notice | [2000] |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | 1 PDF (xx, 557 pages) : |
| Other physical details | illustrations. |
| 336 ## - CONTENT TYPE | |
| Content type term | text |
| Source | rdacontent |
| 337 ## - MEDIA TYPE | |
| Media type term | electronic |
| Source | isbdmedia |
| 338 ## - CARRIER TYPE | |
| Carrier type term | online resource |
| Source | rdacarrier |
| 504 ## - BIBLIOGRAPHY, ETC. NOTE | |
| Bibliography, etc. note | Includes bibliographical references and index. |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Formatted contents note | Preface. OVERVIEW. Impact of Physical Technology on Architecture (John H. Edmondson). TECHNOLOGY ISSUES. CMOS Scaling and Issues in SUB-0.25?m Systems (Yuan Taur). Techniques for Leakage Power Reduction (Vivek De, Yibin Ye, et al.). Low-Voltage Technologies (Tadahiro Kuroda and Takayasu Sakurai). SOI Technology and Circuits (Ghavam G. Shahidi, Fari Assaderaghi and Dimitri Antoniadis). Models of Process Variations in Device and Interconnect (Duane Boning and Sani Nassif). CIRCUIT STYLES FOR LOGIC. Basic Logic Families (Kerry Bernstein). Issues in Dynamic Logic Design (Paul Gronowski). Self-Timed Pipelines (Ted Williams). High-Speed VLSI Arithmetic Units: Adders and Multipliers (Vojin G. Oklobdzija). CLOCKING. Clocked Storage Elements (Hamid Partovi). Design of High-Speed CMOS PLLs and DLLs (John George Maneatis). Clock Distribution (Daniel W. Bailey). MEMORY SYSTEM DESIGN. Register Files and Caches (Ronald Preston). Embedded DRAM (Tadaaki Yamauchi and Michihiro Yamada). INTERCONNECT AND I/O. Analyzing On-Chip Interconnect Effects (Noel Menezes and Lawrence Pileggi). Techniques for Driving Interconnect (Shannon V. Morton). I/O and ESD Circuit Design (Stephen C. Thierauf and Warren R. Anderson). High-Speed Electrical Signaling (Stefanos Sidropoulos, Chih-Kong Ken Yang, and Mark Horowitz). RELIABILITY. Electromigration Reliability (J. Joseph Clement). Hot Carrier Reliability (Kaizad Mistry). CAD TOOLS AND TEST. Overview of Computer-Aided Design Tools (Yao-Tsung Yen). Timing Verification (Victor Peng). Design and Analysis of Power Distribution Networks (David Blaauw, Rajendran Panda, and Rajat Chaudhry). Testing of High-Performance Processors (Dilip K. Bhavsar). Index. |
| 506 1# - RESTRICTIONS ON ACCESS NOTE | |
| Terms governing access | Restricted to subscribers or individual electronic text purchasers. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc. | This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth:. Architectural constraints of CMOS VLSI design. Technology scaling, low-power devices, SOI, and process variations. Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units. Latches, clocks and clock distribution, phase-locked and delay-locked loops. Register file, cache memory, and embedded DRAM design. High-speed signaling techniques and I/O design. ESD, electromigration, and hot-carrier reliability. CAD tools, including timing verification and the analysis of power distribution schemes. Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses. |
| 530 ## - ADDITIONAL PHYSICAL FORM AVAILABLE NOTE | |
| Additional physical form available note | Also available in print. |
| 538 ## - SYSTEM DETAILS NOTE | |
| System details note | Mode of access: World Wide Web |
| 588 ## - SOURCE OF DESCRIPTION NOTE | |
| Source of description note | Description based on PDF viewed 12/21/2015. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name entry element | Microprocessors |
| General subdivision | Design and construction. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name entry element | Logic circuits. |
| 655 #0 - INDEX TERM--GENRE/FORM | |
| Genre/form data or focus term | Electronic books. |
| 695 ## - | |
| -- | Adders |
| 695 ## - | |
| -- | Algorithm design and analysis |
| 695 ## - | |
| -- | Aluminum |
| 695 ## - | |
| -- | Arrays |
| 695 ## - | |
| -- | CMOS integrated circuits |
| 695 ## - | |
| -- | CMOS technology |
| 695 ## - | |
| -- | Capacitance |
| 695 ## - | |
| -- | Capacitors |
| 695 ## - | |
| -- | Charge pumps |
| 695 ## - | |
| -- | Circuit faults |
| 695 ## - | |
| -- | Circuit synthesis |
| 695 ## - | |
| -- | Clamps |
| 695 ## - | |
| -- | Clocks |
| 695 ## - | |
| -- | Computer architecture |
| 695 ## - | |
| -- | Conductors |
| 695 ## - | |
| -- | Copper |
| 695 ## - | |
| -- | Couplings |
| 695 ## - | |
| -- | Decoding |
| 695 ## - | |
| -- | Delay |
| 695 ## - | |
| -- | Detectors |
| 695 ## - | |
| -- | Dielectrics |
| 695 ## - | |
| -- | Doping |
| 695 ## - | |
| -- | Driver circuits |
| 695 ## - | |
| -- | Electric fields |
| 695 ## - | |
| -- | Electromigration |
| 695 ## - | |
| -- | Electron traps |
| 695 ## - | |
| -- | Films |
| 695 ## - | |
| -- | Flip-flops |
| 695 ## - | |
| -- | Heating |
| 695 ## - | |
| -- | Hot carriers |
| 695 ## - | |
| -- | Image edge detection |
| 695 ## - | |
| -- | Immune system |
| 695 ## - | |
| -- | Impact ionization |
| 695 ## - | |
| -- | Impedance |
| 695 ## - | |
| -- | Indexes |
| 695 ## - | |
| -- | Inductance |
| 695 ## - | |
| -- | Insulators |
| 695 ## - | |
| -- | Integrated circuit interconnections |
| 695 ## - | |
| -- | Integrated circuit modeling |
| 695 ## - | |
| -- | Inverters |
| 695 ## - | |
| -- | Jitter |
| 695 ## - | |
| -- | Latches |
| 695 ## - | |
| -- | Layout |
| 695 ## - | |
| -- | Leakage current |
| 695 ## - | |
| -- | Logic arrays |
| 695 ## - | |
| -- | Logic gates |
| 695 ## - | |
| -- | MOS devices |
| 695 ## - | |
| -- | MOSFET circuits |
| 695 ## - | |
| -- | Materials |
| 695 ## - | |
| -- | Metals |
| 695 ## - | |
| -- | Microprocessors |
| 695 ## - | |
| -- | Multiplexing |
| 695 ## - | |
| -- | Noise |
| 695 ## - | |
| -- | P-n junctions |
| 695 ## - | |
| -- | Phase locked loops |
| 695 ## - | |
| -- | Pipelines |
| 695 ## - | |
| -- | Power dissipation |
| 695 ## - | |
| -- | Power grids |
| 695 ## - | |
| -- | Power supplies |
| 695 ## - | |
| -- | Power transmission lines |
| 695 ## - | |
| -- | Program processors |
| 695 ## - | |
| -- | RLC circuits |
| 695 ## - | |
| -- | Rails |
| 695 ## - | |
| -- | Random access memory |
| 695 ## - | |
| -- | Receivers |
| 695 ## - | |
| -- | Reduced instruction set computing |
| 695 ## - | |
| -- | Reflection |
| 695 ## - | |
| -- | Registers |
| 695 ## - | |
| -- | Reliability |
| 695 ## - | |
| -- | Resistance |
| 695 ## - | |
| -- | Semiconductor device modeling |
| 695 ## - | |
| -- | Sensors |
| 695 ## - | |
| -- | Silicon |
| 695 ## - | |
| -- | Solid modeling |
| 695 ## - | |
| -- | Substrates |
| 695 ## - | |
| -- | Subthreshold current |
| 695 ## - | |
| -- | Switches |
| 695 ## - | |
| -- | Synchronization |
| 695 ## - | |
| -- | System-on-a-chip |
| 695 ## - | |
| -- | Systematics |
| 695 ## - | |
| -- | Testing |
| 695 ## - | |
| -- | Threshold voltage |
| 695 ## - | |
| -- | Thumb |
| 695 ## - | |
| -- | Timing |
| 695 ## - | |
| -- | Transistors |
| 695 ## - | |
| -- | Transmitters |
| 695 ## - | |
| -- | Tunneling |
| 695 ## - | |
| -- | Uncertainty |
| 695 ## - | |
| -- | Very large scale integration |
| 695 ## - | |
| -- | Voltage control |
| 695 ## - | |
| -- | Wire |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Chandrakasan, Anantha P. |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Fox, Frank, |
| Dates associated with a name | 1952- |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Bowhill, William J. |
| 710 2# - ADDED ENTRY--CORPORATE NAME | |
| Corporate name or jurisdiction name as entry element | John Wiley & Sons, |
| Relator term | publisher. |
| 710 2# - ADDED ENTRY--CORPORATE NAME | |
| Corporate name or jurisdiction name as entry element | IEEE Xplore (Online service), |
| Relator term | distributor. |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY | |
| Relationship information | Print version: |
| International Standard Book Number | 9780780360013 |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Materials specified | Abstract with links to resource |
| Uniform Resource Identifier | https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5266000 |
No items available.