SOI lubistors : (Record no. 42490)

000 -LEADER
fixed length control field 16336nam a2201405 i 4500
001 - CONTROL NUMBER
control field 6628862
003 - CONTROL NUMBER IDENTIFIER
control field IEEE
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20191218152124.0
006 - FIXED-LENGTH DATA ELEMENTS--ADDITIONAL MATERIAL CHARACTERISTICS
fixed length control field m o d
007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION
fixed length control field cr |n|||||||||
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 151222s2013 njua ob 001 eng d
010 ## - LIBRARY OF CONGRESS CONTROL NUMBER
Canceled/invalid LC control number 2013027306 (print)
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9781118487914
Qualifying information ebook
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Canceled/invalid ISBN 9781118487907
Qualifying information print
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Canceled/invalid ISBN 9781118487921
Qualifying information electronic
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Canceled/invalid ISBN 1118487923
Qualifying information electronic
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Canceled/invalid ISBN 1118487915
Qualifying information electronic
024 7# - OTHER STANDARD IDENTIFIER
Standard number or code 10.1002/9781118487914
Source of number or code doi
035 ## - SYSTEM CONTROL NUMBER
System control number (CaBNVSL)mat06628862
035 ## - SYSTEM CONTROL NUMBER
System control number (IDAMS)0b00006481eece06
040 ## - CATALOGING SOURCE
Original cataloging agency CaBNVSL
Language of cataloging eng
Description conventions rda
Transcribing agency CaBNVSL
Modifying agency CaBNVSL
050 #4 - LIBRARY OF CONGRESS CALL NUMBER
Classification number TK7871.96.B55 2013eb
082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.3815/28
Edition number 23
100 1# - MAIN ENTRY--PERSONAL NAME
Personal name Omura, Y.
Fuller form of name (Yasuhisa),
Relator term auteur.
245 10 - TITLE STATEMENT
Title SOI lubistors :
Remainder of title lateral, unidirectional, bipolar-type insulated-gate transistors /
Statement of responsibility, etc. Yasuhisa Omura.
246 30 - VARYING FORM OF TITLE
Title proper/short title Lubistors
246 3# - VARYING FORM OF TITLE
Title proper/short title Silicon-on-insulator lubistors
264 #1 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE
Place of production, publication, distribution, manufacture [Hoboken, New Jersey] :
Name of producer, publisher, distributor, manufacturer Wiley,
Date of production, publication, distribution, manufacture, or copyright notice 2013.
264 #2 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE
Place of production, publication, distribution, manufacture [Piscataqay, New Jersey] :
Name of producer, publisher, distributor, manufacturer IEEE Xplore,
Date of production, publication, distribution, manufacture, or copyright notice [2013]
300 ## - PHYSICAL DESCRIPTION
Extent 1 PDF (xviii, 299 pages) :
Other physical details illustrations.
336 ## - CONTENT TYPE
Content type term text
Source rdacontent
337 ## - MEDIA TYPE
Media type term electronic
Source isbdmedia
338 ## - CARRIER TYPE
Carrier type term online resource
Source rdacarrier
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc. note Includes bibliographical references and index.
505 0# - FORMATTED CONTENTS NOTE
Formatted contents note Preface xiii -- Acknowledgements xv -- Introduction to an Exotic Device World xvii -- Part One BRIEF REVIEWAND MODERN APPLICATIONS OF PN-JUNCTION DEVICES -- 1 Concept of an Ideal pn Junction 3 -- References 4 -- 2 Understanding the Non-ideal pn Junction - Theoretical Reconsideration 7 -- 2.1 Introduction 7 -- 2.2 Bulk pn-Junction Diode 8 -- 2.2.1 Assumptions 8 -- 2.2.2 Model A - Low Doping Case 9 -- 2.2.3 Model B - High Doping Case 18 -- 2.3 Bulk pn-Junction Diode - Reverse Bias 24 -- 2.3.1 Model A - Low Doping Case 24 -- 2.3.2 Model B - High Doping Case 25 -- 2.4 The Insulated-Gate pn Junction of the SOI Lubistor - Forward Bias 32 -- 2.4.1 The Positive Gate Voltage Condition 32 -- 2.4.2 The Negative Gate Voltage Condition 35 -- 2.5 The Insulated-Gate pn Junction of the -- SOI Lubistor - Reverse Bias 35 -- References 37 -- 3 Modern Applications of the pn Junction 39 -- References 40 -- Part Two PHYSICS AND MODELING OF SOI LUBISTORS - THICK-FILM DEVICES -- 4 Proposal of the Lateral, Unidirectional, Bipolar-Type Insulated-Gate Transistor (Lubistor) 43 -- 4.1 Introduction 43 -- 4.2 Device Structure and Parameters 43 -- 4.3 Discussion of Current-Voltage Characteristics 45 -- 4.4 Summary 47 -- References 47 -- 5 Experimental Consideration for Modeling of Lubistor Operation 49 -- 5.1 Introduction 49 -- 5.2 Experimental Apparatus 49 -- 5.3 Current-Voltage Characteristics of Lubistors 52 -- 5.4 Lubistor Potential Profiles and Features 56 -- 5.5 Discussion 57 -- 5.5.1 Simplified Analysis of Lubistor Operation 57 -- 5.5.2 On the Design of Lubistors 60 -- 5.6 Summary 61 -- References 61 -- 6 Modeling of Lubistor Operation Without an EFS Layer for Circuit Simulations 63 -- 6.1 Introduction 63 -- 6.2 Device Structure and Measurement System 63 -- 6.3 Equivalent Circuit Models of an SOI Lubistor 65 -- 6.3.1 Device Simulation 65 -- 6.3.2 Equivalent Circuit Models 68 -- 6.4 Summary 72 -- References 73 -- 7 Noise Characteristics and Modeling of Lubistor 75 -- 7.1 Introduction 75 -- 7.2 Experiments 75.
505 8# - FORMATTED CONTENTS NOTE
Formatted contents note 7.2.1 Device Structure 75 -- 7.2.2 Measurement System 77 -- 7.3 Results and Discussion 77 -- 7.3.1 I-V Characteristics of an SOI Lubistor and a Simple Analytical Model 77 -- 7.3.2 Noise Spectral Density of SOI Lubistors and Their Feature 81 -- 7.3.3 Advanced Analysis of Anode Noise Spectral Density 83 -- 7.4 Summary 86 -- References 86 -- 8 Supplementary Study on Buried Oxide Characterization 89 -- 8.1 Introduction 89 -- 8.2 Physical Model for the Transition Layer 90 -- 8.3 Capacitance Simulation 93 -- 8.3.1 A Structure to Evaluate Capacitance 93 -- 8.3.2 Numerical Simulation Technique 94 -- 8.4 Device Fabrication 95 -- 8.5 Results and Discussion 96 -- 8.5.1 Electrode-to-Electrode Capacitance Dependence on Frequency 96 -- 8.5.2 Drain-to-Substrate Capacitance Dependence on Bias 98 -- 8.5.3 Electrode-to-Electrode Capacitance Dependence on Transition Layer Thickness 101 -- 8.6 Summary 101 -- References 102 -- Part Three PHYSICS AND MODELING OF SOI LUBISTORS - THIN-FILM DEVICES -- 9 Negative Conductance Properties in Extremely Thin SOI Lubistors 105 -- 9.1 Introduction 105 -- 9.2 Device Fabrication and Measurements 105 -- 9.3 Results and Discussion 106 -- 9.4 Summary 109 -- References 109 -- 10 Two-Dimensionally Confined Injection Phenomena at Low Temperatures in Sub-10-nm-Thick SOI Lubistors 111 -- 10.1 Introduction 111 -- 10.2 Experiments 111 -- 10.2.1 Anode Common Configuration 113 -- 10.2.2 Cathode Common Configuration 113 -- 10.3 Physical Models and Simulations 114 -- 10.3.1 Fundamental Models 114 -- 10.3.2 Theoretical Simulations 118 -- 10.3.3 Influences on Characteristics of Extremely Ultra-Thin SOI MOSFET Devices 122 -- 10.4 Summary 122 -- Appendix 10A: Intrinsic Carrier Concentration (niq) and the Fermi Level in 2DSS 122 -- Appendix 10B: Calculation of Electron and Hole Densities in 2DSS 125 -- References 125 -- 11 Two-Dimensional Quantization Effect on Indirect Tunneling in SOI Lubistors with a Thin Silicon Layer 127 -- 11.1 Introduction 127 -- 11.2 Experimental Results 128.
505 8# - FORMATTED CONTENTS NOTE
Formatted contents note 11.2.1 Junction Current Dependence on Anode Voltage 128 -- 11.2.2 Junction Current Dependence on Gate Voltage 132 -- 11.3 Theoretical Discussion 134 -- 11.3.1 Qualitative Consideration of the Low-Dimensional Indirect Tunneling Process 134 -- 11.3.2 Theoretical Formulations of Tunneling Current and Discussion 134 -- 11.4 Summary 140 -- Appendix 11A: Wave Function Coupling Effect in the Lateral Two-Dimensional-System-to-Three-Dimensional-System (2D-to-3D) Tunneling Process 141 -- References 141 -- 12 Experimental Study of Two-Dimensional Confinement Effects on Reverse-Biased Current Characteristics of Ultra-Thin SOI Lubistors 143 -- 12.1 Introduction 143 -- 12.2 Device Structures and Experimental Apparatus 144 -- 12.3 Results and Discussion 145 -- 12.3.1 I-V Characteristics under the Reverse-Biased Condition 145 -- 12.4 Summary 151 -- Appendix 12A: Derivation of Equations (12.6) and (12.9) 151 -- References 153 -- 13 Supplementary Consideration of I-V Characteristics of Forward-Biased Ultra-Thin Lubistors 155 -- 13.1 Introduction 155 -- 13.2 Device Structures and Bias Configuration 155 -- 13.3 Results and Discussion 156 -- 13.4 Summary 157 -- References 158 -- 14 Gate-Controlled Bipolar Action in the Ultra-Thin Dynamic Threshold SOI MOSFET 159 -- 14.1 Introduction 159 -- 14.2 Device and Experiments 159 -- 14.3 Results and Discussion 159 -- 14.3.1 ID-VG and IG-VG Characteristics of the Ultra-Thin-Body DT-MOSFET 159 -- 14.3.2 Control of Bipolar Action by the MOS Gate 162 -- 14.4 Channel Polarity Dependence of Bipolar Action 162 -- 14.4.1 ID-VG and gm-VG Characteristics of the Ultra-Thin-Body DT-MOSFET 162 -- 14.4.2 Difference of Bipolar Operation between the n-Channel DT-MOS and the p-Channel DT-MOS 163 -- 14.4.3 Impact of Body Thickness on Bipolar Operation 164 -- 14.5 Summary 166 -- References 166 -- 15 Supplementary Study on Gate-Controlled Bipolar Action in the Ultra-Thin Dynamic Threshold SOI MOSFET 167 -- 15.1 Introduction 167 -- 15.2 Device Structures and Parameters 167.
505 8# - FORMATTED CONTENTS NOTE
Formatted contents note 15.3 Results and Discussion 169 -- 15.3.1 SOI MOSFET Mode and DT-MOSFET Mode 169 -- 15.3.2 Temperature Evolution of Transconductance (gm) Characteristics and Impact of Channel Length on gm Characteristics 170 -- 15.3.3 Impact of SOI Layer Thickness on gm Characteristics 173 -- 15.4 Summary 173 -- References 174 -- Part Four CIRCUIT APPLICATIONS -- 16 Subcircuit Models of SOI Lubistors for Electrostatic Discharge Protection Circuit Design and Their Applications 179 -- 16.1 Introduction 179 -- 16.2 Equivalent Circuit Models of SOI Lubistors and their Applications 180 -- 16.2.1 Device Structure and Device Simulation 180 -- 16.2.2 Equivalent Circuit Models 183 -- 16.3 ESD Protection Circuit 183 -- 16.4 Direct Current Characteristics of the ESD Protection Devices and Their SPICE Models 186 -- 16.5 ESD Event and Performance Evaluation of an ESD Protection Circuit 189 -- 16.6 Summary 196 -- References 196 -- 17 A New Basic Element for Neural Logic Functions and Capability in Circuit Applications 199 -- 17.1 Introduction 199 -- 17.2 Device Structure, Model, and Proposal of a New Logic Element 199 -- 17.2.1 Device Structure and Fundamental Characteristics 199 -- 17.2.2 Device Model for the Lubistor 201 -- 17.2.3 Proposal of a New Logic Element 203 -- 17.3 Circuit Applications and Discussion 206 -- 17.3.1 Examples of Fundamental Elements for Circuit Applications 206 -- 17.3.2 On the Further Improvement of Functions of the Basic Logic Element 211 -- 17.4 Summary 211 -- References 211 -- 18 Sub-1-V Voltage Reference Circuit Technology as an Analog Circuit Application 213 -- 18.1 Review of Bandgap Reference 213 -- 18.2 Challenging Study of Sub-1-V Voltage Reference 214 -- References 215 -- 19 Possible Implementation of SOI Lubistors into Conventional Logic Circuits 217 -- References 218 -- Part Five OPTICAL DEVICE APPLICATIONS OF SOI LUBISTORS -- 20 Potentiality of Electro-Optic Modulator Based on the SOI Waveguide 223 -- 20.1 Introduction 223 -- 20.2 Characterization of the Quasi-One-Dimensional Photonic Crystal Waveguide 224.
505 8# - FORMATTED CONTENTS NOTE
Formatted contents note 20.3 Electro-Optic Modulator Based on the SOI Waveguide 230 -- 20.4 Summary 233 -- References 234 -- Part Six SOI LUBISTOR AS A TESTING TOOL -- 21 Principles of Parameter Extraction 237 -- References 239 -- 22 Charge Pumping Technique 241 -- 22.1 Introduction 241 -- 22.2 Experimental and Simulation Details 241 -- 22.3 Results and Discussion 243 -- 22.4 Summary 246 -- References 246 -- Part Seven FUTURE PROSPECTS -- 23 Overview 249 -- 23.1 Introduction 249 -- 23.2 i-MOS Transistor 249 -- 23.3 Tunnel FET 251 -- 23.4 Feedback FET 254 -- 23.5 Potential of Offset-Gate Lubistor 256 -- 23.6 Si Fin LED with a Multi-quantum Well 258 -- 23.7 Future of the pn Junction 258 -- References 259 -- 24 Feasibility of the Lubistor-Based Avalanche Phototransistor 261 -- 24.1 Introduction 261 -- 24.2 Theoretical Formulation of the Avalanche Phenomenon in Direct-Bandgap Semiconductors 261 -- 24.3 Theoretical Formulation of the Avalanche Phenomenon in Indirect-Bandgap Semiconductors 264 -- 24.4 Theoretical Consideration of the Avalanche Phenomenon in a One-Dimensional Wire pn Junction 265 -- 24.5 Summary 269 -- References 269 -- Part Eight SUMMARY OF PHYSICS FOR SEMICONDUCTOR DEVICES AND MATHEMATICS FOR DEVICE ANALYSES -- 25 Physics of Semiconductor Devices for Analysis 273 -- 25.1 Free Carrier Concentration and the Fermi Level in Semiconductors 273 -- 25.2 Impurity Doping in Semiconductors 275 -- 25.3 Drift and Diffusion of Carriers and Current Continuity in Semiconductors 275 -- 25.4 Stationary-State Schr�Eodinger Equation to Analyze Quantum-Mechanical Effects in Semiconductors 276 -- 25.5 Time-dependent Schr�Eodinger Equation to Analyze Dynamics in Semiconductors 277 -- 25.6 Quantum Size Effects in Nano-Scale Semiconductors 278 -- 25.7 Tunneling through Energy Barriers in Semiconductors 281 -- 25.8 Low-Dimensional Tunneling in Nano-Scale Semiconductors 282 -- 25.9 Photon Absorption and Electronic Transitions 284 -- 25.9.1 Fundamental Formulations 284 -- 25.9.2 Interband Transition - Direct Bandgap 285.
505 8# - FORMATTED CONTENTS NOTE
Formatted contents note 25.9.3 Interband Transition - Indirect Bandgap 286 -- References 287 -- 26 Mathematics Applicable to the Analysis of Device Physics 289 -- 26.1 Linear Differential Equation 289 -- 26.2 Operator Method 290 -- 26.3 Klein-Gordon-Type Differential Equation 291 -- References 292 -- Bibliography 293 -- Index 295.
506 1# - RESTRICTIONS ON ACCESS NOTE
Terms governing access Restricted to subscribers or individual electronic text purchasers.
520 ## - SUMMARY, ETC.
Summary, etc. The Lubistor (lateral, unidirectional, bipolar-type insulated-gate transistor) is a transistor-like device invented by the author in 1982. The main application of the device is as an electrostatic discharge protection device in SOI (silicon-on-insulator) circuits used in IBM and AMD microprocessors. SOI structures are believed to have excellent potential in high-temperature electronics. No comprehensive description of the physics and possible applications of the Lubistor can be found in a single source even though the Lubistor is already being used in SOI LSI. The book provides, for the first time, a comprehensive understanding of the physics of the Lubistor. . Advanced level consolidation of the technology, physics and design aspects of silicon-on-insulator (SOI) Lubistors. Written by the inventor of the Lubistor, this volume describes the technology and the background physics comprehensively to enable readers to understand the physics and applications of the device. The first book devoted to the Lubistor transistor, presently being utilized in electrostatic discharge (ESD) applications in SOI technology, a growing market for semiconductor devices and advanced technologies. Approaches the topic in a systematic manner, from physics-based physical theory, through to modeling, and finally to circuit applications. Recent progress on device applications using Lubistors is addressed and future prospects are also discussed in-depth. Reviews and summaries of semiconductor physics and related mathematics are described for the convenience of readersThe book is designed for device and circuit engineers, researchers, as well as postgraduate and graduate students in electrical engineering courses.
530 ## - ADDITIONAL PHYSICAL FORM AVAILABLE NOTE
Additional physical form available note Also available in print.
538 ## - SYSTEM DETAILS NOTE
System details note Mode of access: World Wide Web
588 ## - SOURCE OF DESCRIPTION NOTE
Source of description note Description based on PDF viewed 12/22/2015.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Insulated gate bipolar transistors.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Silicon-on-insulator technology.
655 #0 - INDEX TERM--GENRE/FORM
Genre/form data or focus term Electronic books.
695 ## -
-- Analog circuits
695 ## -
-- Annealing
695 ## -
-- Anodes
695 ## -
-- CMOS integrated circuits
695 ## -
-- Capacitance
695 ## -
-- Carrier confinement
695 ## -
-- Cathodes
695 ## -
-- Cavity resonators
695 ## -
-- Charge carrier processes
695 ## -
-- Charge pumps
695 ## -
-- Circuit synthesis
695 ## -
-- Conferences
695 ## -
-- Cryogenics
695 ## -
-- Degradation
695 ## -
-- Doping
695 ## -
-- Electric fields
695 ## -
-- Electric potential
695 ## -
-- Electron traps
695 ## -
-- Electrostatic discharges
695 ## -
-- Equations
695 ## -
-- Equivalent circuits
695 ## -
-- Fabrication
695 ## -
-- Field effect transistors
695 ## -
-- Frequency division multiplexing
695 ## -
-- Frequency measurement
695 ## -
-- Impact ionization
695 ## -
-- Impurities
695 ## -
-- Integrated circuit modeling
695 ## -
-- Inverters
695 ## -
-- Ion implantation
695 ## -
-- Junctions
695 ## -
-- Leakage currents
695 ## -
-- Linear algebra
695 ## -
-- Logic functions
695 ## -
-- Logic gates
695 ## -
-- MOSFET
695 ## -
-- MOSFET circuits
695 ## -
-- Mathematical model
695 ## -
-- Metals
695 ## -
-- Noise
695 ## -
-- Noise measurement
695 ## -
-- Optical filters
695 ## -
-- Optical waveguide theory
695 ## -
-- Photonic band gap
695 ## -
-- Photonic crystals
695 ## -
-- Physics
695 ## -
-- Poisson equations
695 ## -
-- Radiation effects
695 ## -
-- Radiative recombination
695 ## -
-- Scattering
695 ## -
-- Semiconductor device measurement
695 ## -
-- Semiconductor devices
695 ## -
-- Semiconductor process modeling
695 ## -
-- Silicon
695 ## -
-- Silicon-on-insulator
695 ## -
-- Simulation
695 ## -
-- Substrates
695 ## -
-- Surface resistance
695 ## -
-- Temperature
695 ## -
-- Temperature dependence
695 ## -
-- Temperature measurement
695 ## -
-- Threshold voltage
695 ## -
-- Transconductance
695 ## -
-- Transistors
695 ## -
-- Tunneling
695 ## -
-- Voltage measurement
695 ## -
-- Wires
710 2# - ADDED ENTRY--CORPORATE NAME
Corporate name or jurisdiction name as entry element IEEE Xplore (Online Service),
Relator term distributor.
710 2# - ADDED ENTRY--CORPORATE NAME
Corporate name or jurisdiction name as entry element Wiley,
Relator term publisher.
776 08 - ADDITIONAL PHYSICAL FORM ENTRY
Relationship information Print version:
International Standard Book Number 9781118487907
856 42 - ELECTRONIC LOCATION AND ACCESS
Materials specified Abstract with links to resource
Uniform Resource Identifier https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=6628862

No items available.


International Institute of Information Technology, Bangalore
26/C, Electronics City, Hosur Road,Bengaluru-560100 Contact Us
Koha & OPAC at IIITB deployed by Bhargav Sridhar & Team.

Powered by Koha